
■ High Performance Integrity Tips & Solutions :

Next Gen High Performance Integrity : **Advanced Silicon/Package/PCB Interconnection Design**


Chip/PKG/PCB 설계에서의 SI/PI 관련 기술 이슈와 시뮬레이션 Tips & Solutions 및 SI/PI 통합 검증 솔루션 및 방향

Huwin, 정성일

010-3381-1417, sijeung@huwin.co.kr

목차

1. Advanced Silicon/Package/PCB SPGTI Design 기술동향
2. 시뮬레이션 통한 SPGTI 설계
3. DesignCon2026 자료 소개



1. Advanced Silicon/Package/PCB SPGTI Design 기술동향 :

반도체 산업의 새로운 챕터, 칩렛 :

시대별 주요 시스템 변화





그림 출처 : <https://news.skhynix.co.kr/packaging-x-files-ep1/>

1. Advanced Silicon/Package/PCB SPGTI Design 기술동향 :


반도체 산업의 새로운 챕터, 첨단 칩렛 패키징 :

과제명


산업수요연계 칩렛 패키징용 ML (Machine Learning) 기반 설계 최적화, 고밀도 배선 공정 및 신호 무결성 검증 솔루션 개발

- 주관 기관 : (주)휴윈
- 연구 책임자 : 조재용
- 공동 연구 기관: KETI, KAIST

- o Ucle 채널의 SI(Signal integrity) 핵심 성능 분석 모듈 개발
- o Ucle SI(Signal integrity) 핵심 성능 분석 결과에 대한 Chart 생성 기능 및 Reporting 자동화 시스템 개발




- o 30GHz 대역 미세 배선의 고정밀/광대역 측정 기법 개발
- o 2종 기법 병행 적용



1. Advanced Silicon/Package/PCB SPGTI Design 기술동향 :

Packaging the AI Frontier: Intel Foundry' s Advanced Packaging Alignment with the XPU Industry Roadmap:

- ✓ 컴퓨팅 병목 현상 : AI 모델 연산량 대비 메모리와 인터커넥트 기술은 상대적으로 정체
- ✓ 패키징 중요성 증대 : 모놀리식 실리콘이 레티클 한계와 전력 밀도 문제 봉착 => 패키징 아키텍처가 AI 인프라 확장의 결정적 요소
- ✓ EMIB(Embedded Multi-Die Interconnect Bridge) : 실리콘 인터포저 대신 필요한 부분에만 실리콘 브릿지를 삽입하여 웨이퍼 활용도를 약 90%까지 높인 2.5D 통합 기술
- ✓ Foveros Direct 3D : 구리 대 구리 하이브리드 본딩을 통해 9마이크론 이하의 범프 피치 달성, 수직 적층 밀도 극대화
- ✓ 시스템 파운드리 모델 : 패키징 서비스를 제조 공정과 분리하여 제공, 고객사가 다양한 공정의 실리콘을 인텔의 패키징 기술로 통합할 수 있게 함.
- ✓ 2026년까지 12개 이상의 HBM 탑재, 2028년 레티클 크기의 12배에 달하는 대규모 슈퍼칩 패키징 지원



그림출처 :




<https://futuraingroup.com/research-reports/packaging-the-ai-frontier-intel-foundrys-advanced-packaging-alignment-with-the-xpu-industry-roadmap/>

[EMIB Scaling Roadmap, intel Foundry]

1. Advanced Silicon/Package/PCB SPGTI Design 기술동향 :

Enabling AI Infrastructure: 3.5D XDSiP™ Platform Technology :

✓ Consumer –AI XPU Complexity and Performance Continuously Increasing






그림출처 : <https://www.broadcom.com/info/ai/3point5d>

1. Advanced Silicon/Package/PCB SPGTI Design 기술동향 : 고속 대용량 메모리/SerDes 신호 전송을 위한 PCB 와 Interconnection 설계 시 발생하는 주요 이슈


High Speed / High Bandwidth / Low Voltage / Low Noise Margin

- GDDR6X : 24Gbps
- GDDR7 : 32Gbps PAM3, 32pin
- LPDDR5X : ~9.6Gbps, 32pin
0.5V VDDQ
- HBM3E : ~9.8Gbps, 1024pin



*그림 출처 : <https://ettrends.etri.re.kr/ettrends/210/0905210015/>

- PCIe Gen5 : 32GT/s NRZ , 32pair (16Lane Tx/Rx)
- PCIe Gen7 : 128GT/s PAM4



PAM4 signal Eye Parameters :

* PAM4의 경우 NRZ 대비 noise margin 이 30%이상 감소하므로, cross-talk, reflections, power noise 를 최소화 하도록 설계하여야 함.

1. Advanced Silicon/Package/PCB SPGTI Design 기술동향 : 고속 대용량 메모리/SerDes 신호 전송을 위한 PCB 와 Interconnection 설계 시 발생하는 주요 이슈

Signal Integrity / Return path / Interconnection Design

RC chip

Coupling loop

Return path

Connector

NRC chip

Termination

BGA via 구간 Crosstalk

Trise : BW/5 => Z0 matching 이 필요해지는 거리

10Gbps -> 20ps => 0.5mm
 32Gbps -> 6ps => 0.15mm
 56Gbps -> 4ps => 0.1mm

Return path

Dielectric (ϵ, μ)

dx

E

B

X

$I(x)$

$I(x+dx)$

$V(x)$

$V(x+dx)$

$C = \frac{Q}{V}$

$L = \frac{\Phi}{I}$

$R = \frac{dV}{I}$

$G = \frac{dI}{V}$

• Pin당 5Gbps 이상 급 채널은 ACVS 채널 검증 통한 signoff 필요

RC package

Baseboard

Root complex (RC) chip - CPU, PCIe switch, etc.

Connector/AIC interface (simulation reference plane)

AC Coupling Capacitor

Golden fingers

CEM connector

Connector/Baseboard interface (simulation reference plane)

Add-in Card (AIC)

Non-root complex (NRC) chip - GPU/SSD/NIC, etc.

Interconnection



1. Advanced Silicon/Package/PCB SPGTI Design 기술동향 :

고속 대용량 메모리/SerDes 신호 전송을 위한 PCB 와 Interconnection 설계 시 발생하는 주요 이슈

Cross talk / Skew / ISI

NEXT limit :
 PCIe Gen5 < -50dB
 PCIe Gen6 < -62dB
 112G Ethernet < -65dB

➤ **Huwin ACVS Basic SI (FEXT) and Eye/BER report results correlation example for Jitter analysis**




ACVS Basic report example of **Good ch.**
 Satisfy the FEXT limit (far end cross-talk summation)

ACVS EYE/BER report example of **Good ch.**
 With less Jitter noise


Signoff

Pass
Fail




ACVS Basic report example of **Bad ch.**
 Over the FEXT limit (far end cross-talk summation)

ACVS EYE/BER report example of **Bad ch.**
 With more Jitter noise caused by FEXT



- 대용량 및 고속 신호 전송에서 Crosstalk 이슈가 증가함.



- Smaller size & Narrower space

1. Advanced Silicon/Package/PCB SPGTI Design 기술동향 :

~ 250GHz : SPINNER Launches 0.5 mm Test Accessories for Ultra-High-Frequency Measurements up to 250 GHz



<https://www.spinner-group.com/en/home/>



Board Connectivity



Waveguide-to-Coaxial Adapters

1. Advanced Silicon/Package/PCB SPGTI Design 기술동향 :

Differential Wide Pitch Probing : Dual Differential Probing System



- DVT-FPP110, DC-110 GHz Differential Probe
US Patents 10852322, 11175311 (Other pats pend)

Electrical Characteristics


- Differential Probe Connectors/Frequency Ranges: 40 GHz /2.92 mm, 50 GHz /2.4 mm, 70 GHz/1.85 mm and 110 GHz/1.0 mm
- Linear Roll-off Frequency Response
- Tightly Coupled Fully Balanced Differential Probes
- No Ground Contact Probe Tips
- Measures: True Differential S-parameters
- 100 Ohm (nominal) Differential Impedance

Mechanical Characteristics

- Fixed Pitches: 1 mm (1000 μ m), .8 mm (800 μ m), .6 mm (600 μ m), to 0.35 with offset probing (depending on the diameter of the test pads)
- Rugged Brass/Gold-plated Probe Tips
- Fixed Pitch Signal-to-Signal Probe Tips
- No Ground Pin Required
- Adapters included to mount on Probe Positioners

Probe De-Embedding

- Probe de-embedding files are included
- Each de-embedding file has the serial number of the associated probe



Instrument Compatibility

TDR, VNA and BERT Scope Instruments


Applications

- Measuring Final PCB Prototype Designs against specs
- Differential Time-Skew, S-Parameter bandwidth and Jitter wide-pitch measurements up to 110 GHz
- 56 GHz Nyquist S-parameter Analysis of PAM4 Designs



<https://gigaprobes.com/>

1. Advanced Silicon/Package/PCB SPGTI Design 기술동향 :

Precision Thermal Imaging for Next-Gen Semiconductors & Photonics:




<https://microsanj.com/products/thermoreflectance-imaging/sanjscope-ez500/>



1. Advanced Silicon/Package/PCB SPGTI Design 기술동향 :

Low Loss Df 0.0005 :




https://www.doosanelectromaterials.com/en/product/Copper_Clad_Laminate_searchList

Product	Tg @DMA ▲ ▼	Td @TGA ▲ ▼	CTE X/Y-axis @TMA ▲ ▼	CTE Z-axis @TMA ▲ ▼	Dk @10GHz (@1GHz) ▲ ▼	Df @10GHz (@1GHz) ▲ ▼
DS-7409DYQ	220	380	6	25~150	2.5 (2.59)	0.0006(0.00025)
DS-7409DYN2	220	380	9	25~150	2.6 (2.69)	0.0009 (0.0003)
DS-9000		500			2.6 (2.6)	0.001 (0.001)

■ 목차


1. Advanced Silicon/Package/PCB SPGTI Design 기술동향
2. 시뮬레이션 통한 SPGTI 설계
3. DesignCon2026 자료 소개

Simulation
Next **X**




2. 시뮬레이션 통한 SPGTI 설계 :

High Speed / High Bandwidth / Low Voltage / Low Noise Margin




- Electronic System : High-speed, High-Bandwidth(density), Low Voltage(high current, high-power), Low noise margin
- 2023 : 800Gb(100G-PAM4 x 8lane) Ethernet , PCIe Gen6(PAM4), DDR5, GDDR6/7(PAM4)
- Copper Traces are lossy at high-speed
- Thermal Integrity
- Silicon Interposer (TSV)
- DC~140GHz S-parameters modeling => 3D EM modeling
- Accurate Impulse response from S-parameters
- Large number of ports (signals) ch. Models -> ~100GB
- AMI model for estimating BER/Eye Eye-diagram




Geometry changes can quickly be implemented, adaptive meshing gives confidence on every solution without user interaction

2. 시뮬레이션 통한 SPGTI 설계 :

Cross talk / Skew / ISI




Xtalk를 반영한 eye 결과



Xtalk를 반영하지 않은 eye 결과

Fail






Signoff

- 대용량 및 고속 신호 전송에서 Crosstalk 이슈가 증가함.

2. 시뮬레이션 통한 SPGTI 설계 :

CPM/DIE decoupling circuit + PDN model → AC ripple (transient) Simulation

- ✓ Transient 분석 위한 PDN model 추출 : Port Impedance/renormalize, Low Freq. Sweep, Capacitor model
- ✓ Interposer model 추출 : mesh resolution
- ✓ 추출 Ipwl 모델 spectrum 검증(Tstop, Tstep)
- ✓ Exact DC 추출
- ✓ Interpolating sweep freq. point



2. 시뮬레이션 통한 SPGTI 설계 :

AMI Parameter Sweep

ACVS 2026.2.1.0

ACVS S-parameters Channel C-PHY S-Tools

Channel Model S-parameters Analysis IBIS Model Specification Simulation

Model Import Configuration Verification Module IBIS Simulation Setup

IBIS Analysis

Mode Setup
 Mode: Forward
 Analysis Setup: Samples per UI: 32, Analysis Mode: General

PRBS Setup
 Option: 2¹⁵

X-talk Option
 Apply All Aggressors

Analysis Case

#	Net Group
1	CHO
2	CHO

Net1

Tx Rx

IBIS-AMI Voltage Source

IBIS AMI

AMI File (.ami) Huwin_AMI_tx_ami
 AMI File (.dll) Huwin_AMI_tx_64.dll

Sweep	Item Name	Usage	Type	Format	Default	Value	Description
	Init_Returns_Impulse	Info	Boolean		True	True	"AMI_init() function returns an impulse respon..."
	GetWave_Exists	Info	Boolean		False	False	"AMI_GetWave() function does not exist"
	Use_Init_Output	Info	Boolean		False	False	"The output of the AMI_init() function is used"
	Max_Init_Aggressors	Info	Integer		2147483646	2147483646	"The maximum number of allowed crosstalk a..."
	Tx_V	Info	Float		1	1	"Tx_V"
	TX_CORNER	In	String	Corner	"Typical"	"Typical"	"AMI model simulation corner"
	TX_SWING	In	Integer	Steps	7	7	"Tx driver swing setting"

Sync with IBIS-Corner typ

Reset AMI File Values

Status Process Complete Multi-Core Delay Removal +Single +SV

2. 시뮬레이션 통한 SPGTI 설계 :

EM Automation

The image displays the ACVS 2026.2.1.0 software interface, which is used for EM automation. The main window is divided into several sections:


- Top Panel:** Contains tabs for S-parameters, Channel, C-PHY, and S-Tools. Below these are buttons for Channel Model, S-parameters, Analysis, IBIS Model, Specification, and Simulation.
- Project Create Dialog:** Shows options for New Project, Open Project, and a file path (D:\ACVS_Examples\Sample_SIW). A 'Create' button is highlighted with a blue dashed box.
- Simulation Setup:** Includes Memory Analysis, SerDes Analysis, and DDR Reporter. A 'Channel' dropdown menu is set to 'Sample.siw', which is also highlighted with a blue dashed box.
- EM Automation Pre SI Setup Dialog:** Shows configuration options for Stackup, Sweep Selection, and Sweep Selection. Key settings include:
 - Stackup file path: Set to 'Sample.siw' (labeled '1 -> Set Stackup file (Optional)').
 - Sweep Selection: Discrete Sweep selected, Relative error for S set to 0.005 (labeled '2 -> Set Sweep Global Option').
 - Sweep Selection: Start Freq [GHz] set to 20, Stop Freq [GHz] set to 40, Number of points set to 1000 (labeled '3 -> Set Freq. Sweep Option').
 - Distribution: By Decade selected.
 - Buttons: Add, Delete, Export List, Import List, and Finish.
- Simulation Results:** Shows a 3D model of the PCB layout with various components and nets. The 'Information / Errors / Warnings' panel is visible, showing simulation status and warnings.

At the bottom, there are 'Standard Models' sections for Tx, Channel, and Rx, with a 'Load Profile' checkbox checked.




2. 시뮬레이션 통한 SPGTI 설계 :

PCIe Gen6 PRBS20 분석


- ✓ Eye 분석 위한 Signal model 추출 : interpolation (x) , x-talk limit (<-60dB)
- ✓ PAM4 BER check => Error counts < 30 for 1M symbols simulation (excluding ignored bits)
 - => Ignored bit ~ 3,200,000 bits + PRBS20 (1,048,575 bits)
 - => ACVS 분석 시간 : 16 Ch., Crosstalk 포함 => 13시간 (multi core 적용 x) → ~2시간 (multi core 적용)
- ✓ Simulation symbols to 1e6 and target BER to 1e-6 => FEC 고려하면 1e-12 수준





-32 @16GHz Compliance 조건 -23.5dB @16GHz Loss model



*.bin



IP업체 Post tool




2. 시뮬레이션 통한 SPGTI 설계 :

PAM4, Eye Measure

PCIe Gen6 Rx Mask Spec.


Center of Mask = Point mask




*PCIe Gen6 64GT/s (PAM4, 32 Gbaud)
 1 UI = 1 / 32 x 10⁹ = 31.25ps

ACVS PAM4 Eye measure

Eye width margin (ps) = minimum left-side time margin + minimum right-side time margin
Eye width (ps) = minimum left-side time width + minimum right-side time width



Eye Height margin (V) = minimum upward voltage margin + minimum downward voltage margin
Eye Height (V) = minimum upward voltage + minimum downward voltage





2. 시뮬레이션 통한 SPGTI 설계 :

PAM4, Eye Measure

Mask placement step

(1) 가운데 Eye(center eye)를 기준으로 $V_{ref,center} = 0V$, T_{ref} 선정
 → Eye opening이 최대가 되는 지점 탐색


(2) T_{ref} 기준으로 $V_{ref,upper}$, $V_{ref,lower}$ 선정 (T_{ref} 는 upper, center, lower 모두 공통)
 → 각 eye height가 최대가 되는 지점 탐색



ACVS PAM4 Eye measure



2. 시뮬레이션 통한 SPGTI 설계 :

EDSFF : "엔터프라이즈 및 데이터센터 표준 폼 팩터"



Motherboard PCB

Speed	PAM4 64 GT/s
Channels	12 x PCIe 6.0 x8




*.s384p : diff 96ch. (48lane)


2. 시뮬레이션 통한 SPGTI 설계 :

Memory 1100 포트 이상 채널

- ✓ # of ports : 1112 , ~20GHz, 25.7GB file size
- ✓ PRBS15(2^{15}) bit full transient analysis (32,767 bits)
- ✓ Memory : IBIS AMI Rx model
- ✓ Analysis time : 3h. 5m.



End IBIS Analysis [Elapsed time : 3h 4m 59s]



Net Information

Channel: XDDR0

Group	Net Type	Left Net	Net	Right Net
Byte0	DMI	DMI0_A	LPDDR5X_0_DMI0	XDDR0_DMI_0
Byte0	DQ	DQ0_A	LPDDR5X_0_DQ0	XDDR0_DQ_0
Byte0	DQ	DQ1_A	LPDDR5X_0_DQ1	XDDR0_DQ_1
Byte0	DQ	DQ2_A	LPDDR5X_0_DQ2	XDDR0_DQ_2
Byte0	DQ	DQ3_A	LPDDR5X_0_DQ3	XDDR0_DQ_3

Detected BGA Pattern: U1

Group Management

All Groups by Rule

XDDR0_Byte0
XDDR0_Byte1
XDDR0_Byte2
XDDR0_Byte3
XDDR0_Differential
XDDR1_Byte0
XDDR1_Byte1

Validation Check : DONE

Check

Snp Editor: Denotitia_EVB

PCB S-parameter

Current Port Name -> ACVS Format

net_ch_net__port_port

Port Term. Header Editor Help

```

111 ! Port[1102] = LPDDR5X_7_WCK_C2_U11_V11
112 ! Port[1103] = LPDDR5X_7_WCK_C3_U1_M54
113 ! Port[1104] = LPDDR5X_7_WCK_C3_U11_V5
114 ! Port[1105] = LPDDR5X_7_WCK_T0_U1_H54
115 ! Port[1106] = LPDDR5X_7_WCK_T0_U11_E4
116 ! Port[1107] = LPDDR5X_7_WCK_T1_U1_E53
117 ! Port[1108] = LPDDR5X_7_WCK_T1_U11_E12
118 ! Port[1109] = LPDDR5X_7_WCK_T2_U1_D54
119 ! Port[1110] = LPDDR5X_7_WCK_T2_U11_U12
120 ! Port[1111] = LPDDR5X_7_WCK_T3_U1_L55
121 ! Port[1112] = LPDDR5X_7_WCK_T3_U11_U4
122
    
```

Freq. Info

- Min Freq.: 1.000000 MHz, Max Freq.: 20.000000 GHz
 - Min Freq. Step: 50.000000 MHz, Max Freq. Step: 99.000000 MHz


Reset Save & Apply

2. 시뮬레이션 통한 SPGTI 설계 :

[SnView.com](https://www.snview.com)

A High-Value, Professional Signal Integrity Simulator—Free to Use Online

- Basic charts: dB/phase, real/img, smith chart, group delay, passivity
- Advanced charts: **TDR, TDT, Eye-diagram (w. EQ, Jitter, Noise)**
- Advanced functions: **PerfectCal®** (lite), Snp Heal
- Powered by **SimNX**



Visitors
✓ 500~1000/day

Powered by SimNX

